KEYWORDS: Bridges, Transistors, Mirrors, Logic, Mirror structures, Capacitance, Digital signal processing, Plasma display panels, Monte Carlo methods, Yield improvement
Adders are the core element in arithmetic circuits like subtracters, multipliers, and dividers. Optimization of adders can be
achieved at device, circuit, architectural, and algorithmic levels. In this paper we present a new optimize full adder circuit
structure that provides an improved performance compared to standard and mirror types adder structures. The performance
of this adder in terms of power, delay, energy, and yield are investigated. This paper also proposes a novel simulation setup
for full adder cells that is suitable for analyzing full adder cells at the high frequency. The simulation results of this structure
will take into account the process variations for a 90 nm CMOS process and present results based on post-layout simulation
using Cadence and Synopsys tools.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.