Dr. Jac Paul Condella
OPC Engineer at Cadence Design Systems Inc
SPIE Involvement:
Author
Publications (7)

Proceedings Article | 11 April 2024 Presentation + Paper
Proceedings Volume 12954, 1295406 (2024) https://doi.org/10.1117/12.3023887
KEYWORDS: Design for manufacturing, Design, Machine learning, Mathematical optimization, Manufacturing, Design for manufacturability, Education and training, Process modeling, Histograms, Electronic design automation

Proceedings Article | 10 April 2024 Presentation + Paper
Proceedings Volume 12954, 1295403 (2024) https://doi.org/10.1117/12.3010201
KEYWORDS: Transistors, Profiling, Design, Device simulation, Image classification, Matrices, Very large scale integration, Computer simulations, CMOS technology

Proceedings Article | 22 February 2021 Poster + Paper
Xiaoyuan Qi, Atul Chittora, Aaron Sinnott, Binod Kumar G. Nair, Shobhit Malik, Jeffrey Nelson, Jac Condella, Jonathan Fales, Rwik Sengupta, Ya-Chieh Lai, Frank Gennari, Philippe Hurat
Proceedings Volume 11614, 1161413 (2021) https://doi.org/10.1117/12.2583515
KEYWORDS: Fin field effect transistors, Transistors, Semiconductors, High volume manufacturing, Databases, Data modeling

Proceedings Article | 23 March 2020 Presentation + Paper
Proceedings Volume 11328, 113280I (2020) https://doi.org/10.1117/12.2551970
KEYWORDS: Metals, Design for manufacturing, Chemical mechanical planarization, Silicon, Reliability, Optical proximity correction, Semiconducting wafers, Extreme ultraviolet lithography, Manufacturing, Yield improvement

Proceedings Article | 5 April 2011 Paper
Proceedings Volume 7974, 797412 (2011) https://doi.org/10.1117/12.882508
KEYWORDS: Transistors, Lithography, Standards development, Neodymium, Silicon, Data modeling, Statistical analysis, Device simulation, Calibration, Ions

Showing 5 of 7 publications
SIGN IN TO:
  • View contact details

UPDATE YOUR PROFILE
Is this your profile? Update it now.
Don’t have a profile and want one?

Advertisement
Advertisement
Back to Top