Paper
21 May 2014 Enabling more capability within smaller pixels: advanced wafer-level process technologies for integration of focal plane arrays with readout electronics
Dorota S. Temple, Erik P. Vick, Matthew R Lueck, Dean Malta, Mark R. Skokan, Christopher M. Masterjohn, Mark S. Muzilla
Author Affiliations +
Abstract
Over the past decade, the development of infrared focal plane arrays (FPAs) has seen two trends: decreasing of the pixel size and increasing of signal-processing capability at the device level. Enabling more capability within smaller pixels can be achieved through the use of advanced wafer-level processes for the integration of FPAs with silicon (Si) readout integrated circuits (ROICs). In this paper, we review the development of these wafer-level integration technologies, highlighting approaches in which the infrared sensor is integrated with three-dimensional ROIC stacks composed of multiple layers of Si circuitry interconnected using metal-filled through-silicon vias.
© (2014) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Dorota S. Temple, Erik P. Vick, Matthew R Lueck, Dean Malta, Mark R. Skokan, Christopher M. Masterjohn, and Mark S. Muzilla "Enabling more capability within smaller pixels: advanced wafer-level process technologies for integration of focal plane arrays with readout electronics", Proc. SPIE 9100, Image Sensing Technologies: Materials, Devices, Systems, and Applications, 91000L (21 May 2014); https://doi.org/10.1117/12.2054106
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Readout integrated circuits

Semiconducting wafers

Analog electronics

Staring arrays

Silicon

3D modeling

Metals

RELATED CONTENT

A miniature VGA SWIR camera using MT6415CA ROIC
Proceedings of SPIE (June 24 2014)
Recent Advances In Z-Technology Architecture
Proceedings of SPIE (September 13 1989)
Collective flip-chip technology for hybrid focal plane arrays
Proceedings of SPIE (December 15 2000)
Integrated infrared detectors and readout circuits
Proceedings of SPIE (May 17 2006)
Monolithically integrated HgCdTe focal plane arrays
Proceedings of SPIE (December 08 2003)

Back to Top