Chip-to-board interconnects for high-performance computing

Markus B. K. Riester; Ruth Houbertz-Krauss; Sönke Steenhusen

doi:10.1117/12.2008817

22 February 2013 Chip-to-board interconnects for high-performance computing

Markus B. K. Riester, Ruth Houbertz-Krauss, Sönke Steenhusen

Author Affiliations +

Proceedings Volume 8630, Optoelectronic Interconnects XIII; 863002 (2013) https://doi.org/10.1117/12.2008817
Event: SPIE OPTO, 2013, San Francisco, California, United States

Abstract

Super computing is reaching out to ExaFLOP processing speeds, creating fundamental challenges for the way that computing systems are designed and built. One governing topic is the reduction of power used for operating the system, and eliminating the excess heat generated from the system. Current thinking sees optical interconnects on most interconnect levels to be a feasible solution to many of the challenges, although there are still limitations to the technical solutions, in particular with regard to manufacturability. This paper explores drivers for enabling optical interconnect technologies to advance into the module and chip level. The introduction of optical links into High Performance Computing (HPC) could be an option to allow scaling the manufacturing technology to large volume manufacturing. This will drive the need for manufacturability of optical interconnects, giving rise to other challenges that add to the realization of this type of interconnection. This paper describes a solution that allows the creation of optical components on module level, integrating optical chips, laser diodes or PIN diodes as components much like the well known SMD components used for electrical components. The paper shows the main challenges and potential solutions to this challenge and proposes a fundamental paradigm shift in the manufacturing of 3-dimensional optical links for the level 1 interconnect (chip package).

Citation Download Citation

Markus B. K. Riester, Ruth Houbertz-Krauss, and Sönke Steenhusen "Chip-to-board interconnects for high-performance computing", Proc. SPIE 8630, Optoelectronic Interconnects XIII, 863002 (22 February 2013); https://doi.org/10.1117/12.2008817

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

;

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE