FPGA developments for the SPARTA project: Part 2

S. J. Goodsell; D. Geng; E. Fedrigo; C. Soenke; R. Donaldson; C. D. Saunter; R. M. Myers; A. G. Basden; N. A. Dipper

doi:10.1117/12.671646

28 June 2006 FPGA developments for the SPARTA project: Part 2

S. J. Goodsell, D. Geng, E. Fedrigo, C. Soenke, R. Donaldson, C. D. Saunter, R. M. Myers, A. G. Basden, N. A. Dipper

Proceedings Volume 6272, Advances in Adaptive Optics II; 627241 (2006) https://doi.org/10.1117/12.671646
Event: SPIE Astronomical Telescopes + Instrumentation, 2006, Orlando, Florida , United States

Abstract

The European Southern Observatory (ESO) and Durham University's Centre for Advanced Instrumentation (CfAI) continue to progress the design of a next generation Adaptive Optics (AO) Real-Time Control System (RTCS). This common flexible platform, labelled SPARTA 'Standard Platform for Adaptive optics Real-Time Applications' will control the AO systems for a set of 2^nd generation VLT instrumentation, and will scale to implement the initial AO systems for the European Extremely Large Telescope (E-ELT). Durham has used Field Programmable Gate Arrays (FPGA) to design a front-end Wavefront Sensor (WFS) Processing Unit (WPU) for SPARTA. FPGA devices have been used to alleviate the highly parallel computationally intensive WPS processing task from system processors to increase the obtainable control loop frequency and reduce the computational latency in the control system. The FPGA device reduces WFS frames to gradient vectors before passing the data to the system processors. The FPGA allows the processors to deal with other tasks such as wavefront reconstruction, telemetry and real-time data recording, allowing for more complex adaptive control algorithms to be executed. Durham has design, coded, implemented and tested a FPGA core incorporating the VITA 17.1 standard serial Front Panel Data Port (sFPDP) protocol to allow a data transfer rate of 2.5Gbps^-1 from the WFS Controller to the SPARTA platform. This paper overviews the SPARTA WPU requirements and design, the sFPDP FPGA Core and a description of the platform's implementation phase.

Citation Download Citation

S. J. Goodsell, D. Geng, E. Fedrigo, C. Soenke, R. Donaldson, C. D. Saunter, R. M. Myers, A. G. Basden, and N. A. Dipper "FPGA developments for the SPARTA project: Part 2", Proc. SPIE 6272, Advances in Adaptive Optics II, 627241 (28 June 2006); https://doi.org/10.1117/12.671646

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available