Paper
20 August 2004 Tolerance-based process proximity correction (PPC) verification methodology
Kohji Hashimoto, Hiroharu Fujise, Shigeki Nojima, Takeshi Ito, Takahiro Ikeda
Author Affiliations +
Abstract
Tolerance-based process proximity correction (PPC) verification methodology is proposed for “hot spot management” in LSI fabrication process flow. This methodology verifies the PPC accuracy with the features of actual processed wafers/masks and target features in CAD data including CD tolerance around hot spots. The CD tolerance in CAD data is decided according to device characteristics, process integration, CD budget, and so on, and is used for the judgment criteria of the PPC accuracy. After the verifications, the actions in the manufacturing are decided. This methodology is demonstrated for the 65nm-node CMOS local metal at three representative hot spots extracted by lithography simulation, and the results yielded useful information for the manufacturing.
© (2004) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kohji Hashimoto, Hiroharu Fujise, Shigeki Nojima, Takeshi Ito, and Takahiro Ikeda "Tolerance-based process proximity correction (PPC) verification methodology", Proc. SPIE 5446, Photomask and Next-Generation Lithography Mask Technology XI, (20 August 2004); https://doi.org/10.1117/12.557795
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Tolerancing

Computer aided design

Lithography

Scanning electron microscopy

Manufacturing

Feature extraction

Optical lithography

Back to Top