Line-edge roughness (LER) optimization on 300-mm DUV alternating phase shift (altPSM) processes

Benjamin C. P. Ho; Doug Guenther; Mosong Cheng; Ken Sotoodeh; Anne Rudack; Richard Yamaguchi; Bob Brown; Marcus Ickes; Kathleen Nafus

doi:10.1117/12.483710

12 June 2003 Line-edge roughness (LER) optimization on 300-mm DUV alternating phase shift (altPSM) processes

Benjamin C. P. Ho, Doug Guenther, Mosong Cheng, Ken Sotoodeh, Anne Rudack, Richard Yamaguchi, Bob Brown, Marcus Ickes, Kathleen Nafus

Author Affiliations +

Proceedings Volume 5039, Advances in Resist Technology and Processing XX; (2003) https://doi.org/10.1117/12.483710
Event: Microlithography 2003, 2003, Santa Clara, California, United States

Abstract

As critical dimensions (CDs) shrink to 130 nm node and below, LER consumes a substantial amount of CD budget and consequently affects the electrical performance of the circuitry adversely. While phase shift processes and trim etch have been broadly implemented into integration processes, to understand the impact of photo and etch processing parameters on LER and furthermore to control LER becomes crucial. In this paper, the line edge roughness (LER) on DUV 300 mm alternating phase shift processing was characterized as a function of illumination conditions and resist processing parameters. The imaging imbalancing was discussed and demonstrated with rigorous mask topography simulation and the effect of phase shifter on the LER was reported. The CD and LER common process window of iso, dense, and semi-isolated line/space as well as the effect of diluted developer concentration on LER were investigated in order to obtain the robust processes with the lowest LER at reasonable throughput. A molecular dynamic simulator of LER generated by using the concept of Monte Carlo simulation was demonstrated and will be used for further simulation down to 65 nm nodes. Finally, the etch transfer of LER in a BEOL short loop film stack of JSR LKD5109 porous low-k and silicon oxy-carbide was reported and the root cause of LER during etch was investigated by partitioning the etch steps.

Citation Download Citation

Benjamin C. P. Ho, Doug Guenther, Mosong Cheng, Ken Sotoodeh, Anne Rudack, Richard Yamaguchi, Bob Brown, Marcus Ickes, and Kathleen Nafus "Line-edge roughness (LER) optimization on 300-mm DUV alternating phase shift (altPSM) processes", Proc. SPIE 5039, Advances in Resist Technology and Processing XX, (12 June 2003); https://doi.org/10.1117/12.483710

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available