Novel wafer-through technique for interconnects

Vladimir Gueorguiev Kutchoukov; Jeff R. Mollinger; Andre Bossche

doi:10.1117/12.448858

19 November 2001 Novel wafer-through technique for interconnects

Vladimir Gueorguiev Kutchoukov, Jeff R. Mollinger, Andre Bossche

Author Affiliations +

Proceedings Volume 4593, Design, Characterization, and Packaging for MEMS and Microelectronics II; (2001) https://doi.org/10.1117/12.448858
Event: International Symposium on Microelectronics and MEMS, 2001, Adelaide, Australia

Abstract

This paper presents a novel method for wafer-through interconnects via anisotropically etched groove in a (100)-silicon wafer. The idea is based on realization of interconnection lines on the inclined sidewalls of the anisotropically etched grooves, which are transferring the metallization to the backside of the wafer. The process itself is compatible with the standard semiconductor technology and can be applied at full wafer level, achieving in this way low packaging costs. All processes for interconnects are applied from the backside of the wafer at the packaging step, thus preserving the frontside of the wafer during processing from scratches and pollution. The key issue in the presented method is the photoresist coating of anisotropically etched grooves, which can be done by standard or electrodeposited photoresist. Further, methods to improve the photoresist uniformity over three-dimensional structures are discussed. Copper interconnects have been realized to show the feasibility of this wafer-through technique for frontside to backside electrical interconnections. Copper has been used for the metallization instead of aluminum. The thickness of the copper interconnects have been increased by copper electroplating to reduce further their electrical resistance and to increase their mechanical strength.

Citation Download Citation

Vladimir Gueorguiev Kutchoukov, Jeff R. Mollinger, and Andre Bossche "Novel wafer-through technique for interconnects", Proc. SPIE 4593, Design, Characterization, and Packaging for MEMS and Microelectronics II, (19 November 2001); https://doi.org/10.1117/12.448858

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

;

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
9 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Semiconducting wafers

Photoresist materials

Copper

Coating

Silicon

Electrochemical etching

Packaging

Show All Keywords

Keywords/Phrases

Search In:

Publication Years