Paper
17 November 2000 Trends in merged DRAM-logic computing
Joseph Gebis
Author Affiliations +
Abstract
Recent trends suggest that the current practice of fabricating DRAM and logic on separate dies and different processes should be reexamined. The gap between processing speed and memory latency is growing at 50% per year, and portable systems, where physical size and weight are critical issues, are becoming more popular. Merged DRAM-logic processes address these issues by combining DRAM and logic on a single die; this technology also promises to offer advantages such as increased memory bandwidth, reduced power consumption, and greater flexibility in memory organization. Merged DRAM-logic chips have already been successfully used in several commercial products. More commercial products are planned, and academic research projects are examining future uses of merged DRAM- logic processing. This paper describes the current state of merged DRAM-logic chips and examines proposed architectures, their performance and applications. Finally, tradeoffs and challenges related to the technology are discussed.
© (2000) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Joseph Gebis "Trends in merged DRAM-logic computing", Proc. SPIE 4109, Critical Technologies for the Future of Computing, (17 November 2000); https://doi.org/10.1117/12.409220
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Logic

Visualization

Transistors

Capacitance

Amplifiers

Computer architecture

Computing systems

RELATED CONTENT

Simple opto-immittance converters
Proceedings of SPIE (December 12 2022)
Conceptual Models For Interactions With PACS
Proceedings of SPIE (August 03 1984)
VLSI design of low-leakage single-ended 6T SRAM cell
Proceedings of SPIE (May 03 2011)

Back to Top