Paper
1 May 2022 Design and test of signal processing hardware for two-dimensional phased array digital multi-beam system
Author Affiliations +
Proceedings Volume 12171, Thirteenth International Conference on Signal Processing Systems (ICSPS 2021); 1217107 (2022) https://doi.org/10.1117/12.2631423
Event: Thirteenth International Conference on Signal Processing Systems (ICSPS 2021), 2021, Shanghai, China
Abstract
With the increasing use of digital array radars, radar signal processing systems have higher performance requirements. This article introduces a signal processing hardware design for the two-dimensional phased array digital multi-beam system. Because of its digital multi-beam characteristics, it is very demanding on the radar signal processing system's computing power, processing speed, and data throughput. This paper proposes a design of signal processing hardware based on Xilinx FPGA Virtex-7 and two multi-core digital signal processors (DSP) to meet the requirements of two-dimensional phased array digital multi-beam system. Subsequent experiments and engineering practices show that this design scheme can fully meet the requirements of the system.
© (2022) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Teng Wang, Renhong Xie, Dengbo Sun, Jingwei Hu, Peng Li, and Yibin Rui "Design and test of signal processing hardware for two-dimensional phased array digital multi-beam system", Proc. SPIE 12171, Thirteenth International Conference on Signal Processing Systems (ICSPS 2021), 1217107 (1 May 2022); https://doi.org/10.1117/12.2631423
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Digital signal processing

Field programmable gate arrays

Signal processing

Clocks

Phased arrays

Optical fibers

Interfaces

RELATED CONTENT

High-speed signal sampling technique in lidar application
Proceedings of SPIE (September 19 2013)
Design of bus controller based on FTB system
Proceedings of SPIE (January 20 2023)
FIFO design based on verilog HDL
Proceedings of SPIE (March 28 2023)
Hardware implementation of a signaling protocol
Proceedings of SPIE (July 03 2002)
Turbo decoder core design for system development
Proceedings of SPIE (April 21 2003)

Back to Top