Paper
7 March 2022 SRAM-based in-memory-computing for AI edge devices
Weidong Xu, Mian Lou, Chengmin Xie, Li Li, Zhu Shi, Longqing Gong
Author Affiliations +
Proceedings Volume 12167, Third International Conference on Electronics and Communication; Network and Computer Technology (ECNCT 2021); 1216731 (2022) https://doi.org/10.1117/12.2629125
Event: 2021 Third International Conference on Electronics and Communication, Network and Computer Technology, 2021, Harbin, China
Abstract
With the development of artificial intelligence (AI), data intensive algorithms, like Deep Neural Networks (DNNs), need power-consumed less but faster edge processors. In-Memory-Computing (IMC) is a promising candidate to break through von Neumann bottleneck. SRAM-based IMC provides stable, fast and low-power arithmetic ability. This article reviews the background of SRAM-based IMC, and introduces the essential influence factors and trends from the perspective of device, circuit and architecture.
© (2022) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Weidong Xu, Mian Lou, Chengmin Xie, Li Li, Zhu Shi, and Longqing Gong "SRAM-based in-memory-computing for AI edge devices", Proc. SPIE 12167, Third International Conference on Electronics and Communication; Network and Computer Technology (ECNCT 2021), 1216731 (7 March 2022); https://doi.org/10.1117/12.2629125
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Artificial intelligence

Analog electronics

Energy efficiency

Data storage

Computer architecture

Evolutionary algorithms

Neural networks

Back to Top